A High Speed LDPC Decoder Structure Based on the HSS
نویسندگان
چکیده
منابع مشابه
High-Throughput Irregular LDPC Decoder
Abstract— This paper presents a high-throughput area-efficient decoder design for the irregular Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture (PLDA) and critical path splitting. PLDA enables parallel processing for all layers by establishing dedicated message passing paths among them. The decoder avoids...
متن کاملStrategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QCLDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM) providing a multi-fold throughput gain. Splitting of the node processing algorithm enables us to achieve pipelining of blocks and hence layers. By partitioni...
متن کاملA Review on Parallel LDPC Decoder Architecture
Low Density Parity Check (LDPC) codes offer excellent error correcting performance and is being widely considered in next generation industry standards. The main challenge with implementing Parallel Decoder Architecture for LDPC codes is the interconnection of the functional units at the top level. For applications that require high throughput and low power dissipation and tolerate a fixed code...
متن کاملA High-Speed Analog Turbo Decoder
A new type of iterative decoders based on analog computing networks, which are used to decode powerful error-correcting schemes, such as Turbo and Low-density parity-check (LDPC) codes, outperform their digital counterparts in terms of power consumption and speed. Only few analog Turbo decoders, all of them based on CMOS subthreshold technology have been implemented till now. This paper aims to...
متن کاملOn a Low-Power High-Speed MAP Turbo Decoder Design
Turbo codes have become part of the third generation W-CDMA systems because of their extraordinary coding performance. However, decoder implementation in commercial systems suffers from power, latency and complexity limitations. Here, we address new optimization techniques to overcome these problems. This paper makes two contributions. First, SISO block is designed in a pipeline approach which ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korean Institute of Communications and Information Sciences
سال: 2013
ISSN: 1226-4717
DOI: 10.7840/kics.2013.38b.2.140